<100> channel orientation substrate and high tensile stress gate capping layer (GC liner-SiN) have been adapted for the mobility improvement of CMOSFETs [1] [2] [3] [4] . There are few reports studying the effects of GC liner-SiN film thickness on device's characteristic and reliability. In this work, the impacts of high tensile stress GC liner-SiN thicknesses on device performance and hot-carrier induced degradations for 90nm PD-SOI CMOSFETs were investigated. We also inspect the stress come from GC liner-SiN and STI edge impact on device characteristic using the length of diffusion (LOD) check.
Introduction
<100> channel orientation substrate and high tensile stress gate capping layer (GC liner-SiN) have been adapted for the mobility improvement of CMOSFETs [1] [2] [3] [4] . There are few reports studying the effects of GC liner-SiN film thickness on device's characteristic and reliability. In this work, the impacts of high tensile stress GC liner-SiN thicknesses on device performance and hot-carrier induced degradations for 90nm PD-SOI CMOSFETs were investigated. We also inspect the stress come from GC liner-SiN and STI edge impact on device characteristic using the length of diffusion (LOD) check.
Experiments
PD-SOI CMOSFETs were fabricated on <100> channel orientation SOI substrate based on advanced 90nm CMOSFETs process with 200nm buried oxide layer (BOX) and 40nm Si layer using STI isolation technology. Sub-90nm devices were fabricated with different thicknesses of high tensile stress GC liner-SiN layer (700A, 1100A) and LOD (0.45µm~4.5µm). Device measurements and hot-carrier stressing were performed on probe station using various drain voltages (V D =0~1.4V), and various gate voltages (V G =0~1.4V) with 100 minutes hot-carrier stress time. Figure 1 shows the control methods of stress orientation. High stress liner-SiN induces a tensile stress in channel region, and STI induces a compressive one. From previous studies [1] , it is found that <100> channel orientation substrate will enhance the mobility of pMOSFET and channel tensile stress induced by GC liner-SiN layer will enhance the mobility of nMOSFET; besides, a thicker (140A) liner-SiN layer will induce higher stress and improve the device performance [2] . However, in this work we found that thick GC liner-SiN layer (1100A) have no apparent improvement on device performance. The threshold voltage (V TH ) roll-off of 90nm BC-SOI nMOSFETs was shown in Fig. 2 . It is obvious that devices with 700A GC liner-SiN layer have a lower V TH and a smaller V TH roll-off than devices with 1100A GC liner-SiN layer. And devices with 700A GC liner-SiN also possess smaller subthreshold swing and better I on -I Off characteristics than 1100A ones ( Fig.3 and 4 (Fig. 6) . In this work, larger mobility can be found on device with 700A GC liner-SiN. Figure 7 shows the I D -V D characteristics of 90nm BC-SOI nMOSFETs after 100min hot-carrier stressing. Because device's V TH shifted after hot-carrier stressing, as shown in Fig. 8 ; thus, I D rises apparently after hot-carrier stressing first and then degrades finally especially in 1100A device. Similar tendency was found on device's G m characteristic. It is apparent that devices with 700A GC liner-SiN are more stable (I D and G m ) after hot-carrier stress. It is presumably that thicker GC liner-SiN layer (1100A) will induce larger tensile stress and cause more serious damage to lattice structure, resulting in more serious hot-carrier induced device degradations (HCIDD). Figure 9 shows that lower V TH was found on 90nm BC-SOI nMOSFETs with 1100A GC liner-SiN layer. We believed that more holes were trapped in the Si-SiO 2 interface during the hot-carrier stressing, thus lowering the V TH and raising the I D . Besides, hot-carrier induced V TH variation in devices with 700A GC liner-SiN is more stable than that in devices with 1100A GC liner-SiN. In order to inspect the stress come from GC liner-SiN film and STI edge impact on device performance, various length of diffusion (LOD 0.45µm~4.5µm) was used for comparison. The insert shows the test structure of LOD. Figure 10 shows the I D -V D of 700A GC liner-SiN SOI nMOSFETs with various LOD. Increasing the LOD will decrease the compressive stress caused by shallow trench isolation (STI), and increase tensile stress caused by high stress GC liner-SiN. Thus I D increases apparently with LOD increases. Same tendency was found in the G m characteristic for mobility check, as shown in Fig. 11 . No V TH shift was found while LOD changed. For pMOSFETs, It had been known that the major factor of mobility improvement is <100> channel orientation substrate [1] . In this work, it is found that for 90nm BC-SOI and FB-SOI pMOSFETs, even with various GC liner-SiN thicknesses, there is no apparent change on device characteristic (I D and G m ), as shown in Fig. 12 and 13 . Therefore, the effect of GC liner-SiN for SOI pMOSFETs is not apparent. Figure 14 shows the G m characteristics for 90nm BC-SOI pMOSFETs with different stress GC liner-SiN thicknesses before and after 100min hot-carrier stressing; the inserts show the hot carrier induced I D degradation. Similar tendency of hot-carrier induced device degradations was found for both stress GC liner-SiN device (700A, 1100A). The G m characteristics degraded apparently just after 20min hot-carrier stressing and had a V TH shift, then very serious device breakdown was found. Compared with nMOSFETs, the variations of pMOSFETs characteristics were sensitive; thus pMOSFETs is easy to be degraded and lost the MOSFET characteristics especially after the hot-carrier stressing. Table I summarizes the mobility modulations induced by various stress items. It is found that the stress technology impacts of device performance for mobility improvement are different for n and pMOSFETs in respectively. For nMOSFETs, thin GC liner-SiN layer (700A) has apparent improvement on device performance than thick one (1100A) does. For pMOSFETs, the GC liner-SiN doesn't show apparent impact on device's performance.
Results

Summary
In this work, for 90nm PD-SOI CMOSFETs on <100> Si substrate, the impacts of high tensile stress GC liner-SiN thicknesses on device performance and hot-carrier induced degradations were investigated. For nMOSFETs, devices with 700A GC liner-SiN possess apparent mobility enhancement and hot-carrier reliability immunity than devices with 1100A GC liner-SiN do. We believed that thicker GC liner-SiN (1100A) will induce large stress defects and makes damage to the device's channel lattice structure, thus degrading device characteristics. For pMOSFETs, the effects of high tensile stress GC liner-SiN thicknesses on device performance are not apparent. The major factor of mobility improvement is <100> channel orientation Si substrate. It is necessary to optimum high tensile stress GC liner-SiN technology to enhance pMOSFETs reliability. 
